The silicon landscape

Edge AI runs on many different kinds of silicon.

Each category has different tradeoffs in compute density, power envelope, latency, and software ecosystem. Nuatara is designed to run across all of them — from the same codebase.

Silicon categories

Know your hardware. Choose the right tool.

Each silicon type demands its own runtime, toolchain, and precision strategy. The Nuatara engine handles all of them through one integration.

NPU
Neural Processing Unit

Dedicated inference silicon

Purpose-built for matrix operations — the dominant choice for vision and detection workloads on embedded SoCs. High TOPS/Watt. Each vendor ships its own SDK and model format.

GPU
Graphics Processing Unit

Parallel compute workhorse

Preferred for complex models demanding high throughput and flexible precision. Higher power envelope than NPUs; well-suited for robotics and autonomous systems with larger compute budgets.

FPGA
Field-Programmable Gate Array

Reconfigurable logic

Maximum flexibility and deterministic latency. Suited for latency-critical and custom pipeline use cases where cycle-accurate timing is a requirement. SDK fragmentation is significant.

CPU
General-Purpose Compute

Widely deployed, no specialisation

ARM Cortex-A and x86 remain the baseline across edge gateways and industrial controllers. No dedicated inference acceleration — suitable for lighter models or where specialised silicon is unavailable.

ASIC
Fixed-Function Accelerator

Best efficiency, least flexibility

Fixed-function AI chips deliver very high TOPS/Watt for operations they support. The tradeoff: model compatibility is narrow and SDK lock-in is complete. Best when the workload is stable and defined.

Nuatara
Engine

One API across all of them

Your model runs on any of these targets without code changes. The engine selects the right runtime, handles precision per chip, and exposes a single inference interface regardless of silicon.

Engine capabilities

Everything below your model.

The Nuatara engine abstracts the entire deployment stack — so your team ships faster and your model runs everywhere.

🔄

Automatic backend selection

The engine picks the right runtime for each target chip from your manifest. No manual wiring — add a new silicon target by updating config.

⚖️

Precision per silicon

Precision is selected based on what each chip can actually do — FP32, FP16, or INT8 — with accuracy validation per deployment target.

🔌

Unified inference API

One call signature across all hardware. Swap silicon in config — zero code changes in your application layer.

🛠

BSP & driver abstraction

Vendor Yocto layers, NPU firmware, and kernel modules are managed by the engine — not your engineering team.

📦

Multiple input formats

ONNX, LiteRT, TorchScript — bring your model in the format your training framework produces. No forced re-export.

⚡

Offline-first runtime

No cloud dependency. Inference runs entirely on-device — deterministic, low-latency, privacy-preserving by default.

Deploying AI models on edge hardware?

Talk to us about your target silicon, your model, and your deployment constraints.

Talk to us →